



Academic year 2023-2024 (Even Sem)

DEPARTMENT OF
ELECTRONICS AND INSTRUMENTATION ENGINEERING

Date	18 th June 2024	Maximum Marks	50
Course Code	EI243AI	Duration	90 Min
Sem	IV Semester	Test-1	
MICROCONTROLLER & PROGRAMMING (Common to EIE,ECE,ETE & EEE)			

Q.No		M	BT	CO
1.a	Differentiate between RISC and CISC architectures and give suitable example for each.	05	2	1
1.b	What is the significance of floating point arithmetic? And represent (1163.125) ₁₀ in single and double precision formats	05	3	2
2.a	Describe the evolution of ARM processor families with enhancement of architecture using appropriate timing diagram.	06	2	1
2.b	What is the bottleneck of Von-Neumann Architecture? Illustrate how is it overcome in Harvard architecture? And also compare their performances.	04	2	2
3.a	Is ARM a Processor or Microcontroller? What is ARM IP licensing? Differentiate between Microprocessor and Microcontroller with relevant block diagrams.	05	2	2
3.b	After executing the below snippet code, sketch the contents of registers and flags. i) <code>mov r0, #0x47</code> <code>mov r1, #0x25</code> <code>subs r0, r1</code> ii) <code>mov r0, #0x47</code> <code>mov r1, #0x25</code> <code>cmp r0, r1</code>	05	3	3
4.a	Write a complete ARM Cortex-M assembly language program to find the sum of six bytes stored in data area called X. Store the final sum in R5 register and carry in R6 register. Also write an algorithm for the same.	06	4	3
4.b	List any six salient features of ARM Cortex-M processors and mention the three cores of cortex processors.	04	1	1
5.a	Write a complete ARM Cortex-M assembly language program to interchange byte data between two blocks of memory with starting address 0x20000000 and 0x20000020 respectively. Assume block length is 6.	05	4	3
5.b	Mention the types of Instruction set in ARM ISA and discuss their performances.	05	2	2

BT- Bloom's Taxonomy, CO-Course Outcomes, M-Marks

Marks Distribution	Particulars		CO1	CO2	CO3	CO4	L1	L2	L3	L4	L5	L6
	Test	Max Marks	15	19	16	--	04	25	10	11	--	--

KBR

1 a)

RISC

CISC

- | | |
|--|--|
| → Reduced Instruction set computer processor | → Complex Instruction set computer processor |
| → Fixed Instruction size | → Variable Instruction size |
| → Less addressing modes | → More addressing modes |
| → Many Registers | → Less Registers |
| → Fetch time/Execution time is same for all Instructions | → Vary with respect to Instructions |
| → Ex: 8051 μ c | → 8086 μ p |

(05)


2 a) Floating point arithmetic: used to represent very large and very small numbers precisely. (01)

$$(1163.125)_{10} = 10010001011.001_{10}$$

Normalization: $1.0010001011001 \times 2^{10}$


$S=0$; $E=10$; $M=0010001011001$

Single precision format:



(04)

Double precision format



(05)

2 a) Text book: Fig. (5.1)


(06)

2 b) Bottleneck Of Von-Neumann Architecture:

The Instruction/code and data cannot be fetched from memory simultaneously.


(01)

Von-Neumann Architecture:



(01)

Harvard Architecture:



(01)

In Harvard architecture, code is executed in parallel with data so it takes less clock cycles.

(01)



(04)

3 a) ARM is core for both microprocessors and microcontroller. ARM is a company who license CPU cores.

(01)

ARM IP licensing: ARM designs processors and give licenses of processor designs to various microcontroller vendors.

(02)



(02)

(05)

μp: CPU and several supporting chips.

μc: System on chip (SoC)

3 b) i) 0×00000025 r_1
 $0 \times 000000de$ r_0
 $N=0; Z=0; C=0; V=0$

ii) 0×00000047 r_0
 0×00000025 r_1
 $N=0; Z=0; C=1; V=0$

2.5×2
 $= (05)$

4 a) program $\rightarrow 04$
 Algorithm $\rightarrow 02$

04
 02

 (06)

* program :

export main
 area prg1, code, readonly

main

mov r0, #6
 mov r5, #0
 mov r6, #0
 ldr r1, =x
 loop2 adds r5, [r1], #1
 bcc loop1
 add r6, #1
 loop1 subs r0, #1
 bne loop2

here b here
 area x, data, readonly
 dcb 1, 2, 3, 4, 5, 6
 end

4 b) Silent features of ARM cortex-M:

- i) Three-stage pipeline design ii) Thumb-2 Technology iii) ARM AMBA Technique iv) Having NVIC v) Having MPU
vi) supports Bit banding.

Three cores of cortex processors:

ARM cortex core —
 → cortex-A: Application processor core
 → cortex-R: Real-time applications core
 → cortex-M: Microcontroller core

5 a)

export — main
area prg1, code, readonly

— main

ldr r0, =0x20000000

ldr r1, =0x20000020

mov r2, #6

loop1 ldrb r3, [r0]

ldrb r4, [r1]

strb r3, [r1], #1

strb r4, [r0], #1

subs r2, r2, #1

bne loop1

here b here

end



5 b)

Instruction set:


- ARM Instruction set: 32-bit long.
- Thumb Instruction set: 16-bit long
- Thumb-2 Instruction set: Mixing of 32-bit and 16-bit Instructions

* Evaluation of ARM Instruction set Architecture (ISA) :


↓ 32-bit
↓ 32-bit




+




+



+




+



ARM7


ARMV4T → Thumb



ARM9


ARMV5TE

Thumb with Extension




ARM11

ARMV6



ARM cortex

ARMV7



processor names
(Ex: ARM7)

NOTE: Architecture version numbers are independent of processor names (Ex: ARMV4)

digital

DSP: Signal processing operations

SIMD: Single Instruction multiple data

Thumb Instructions was separate in ARM7, ARM9 & ARM11 processors

* In RRM cortex family processors, Thumb Instructions set is merged with ARM Instructions set and there is no separate ARM & Thumb Instructions set, they merged together called it as "Thumb-2" ISA called

